Tolerating Soft Errors with Horizontal-Vertical-Diagonal-N-Queen (HVDNQ) Parity
نویسندگان
چکیده
A new error detection and correction methodology, defined as Horizontal-Vertical-Diagonal-N-Queen-Parity (HVDNQ), is proposed in this paper. This approach relies on five different types of parities: horizontal parity, vertical forward diagonal backward queen parity. method works an N X cell area can correct multi-bit upsets. The experimental analysis validates the effectiveness methodology by comparing its efficiency with existing methodologies. In varieties patterns such equilateral triangle, pentagon, hexagon etc., capability HVDNQ much better than methods.
منابع مشابه
Hvdlp : Horizontal Vertical Diagonal Local Pattern Based Face Recognition
Face image is an efficient biometric trait to recognize human beings without expecting any co-operation from a person. In this paper, we propose HVDLP: Horizontal Vertical Diagonal Local Pattern based face recognition using Discrete Wavelet Transform (DWT) and Local Binary Pattern (LBP). The face images of different sizes are converted into uniform size of 108×990and color images are converted ...
متن کاملOptimal Software Rejuvenation for Tolerating Soft Failures Optimal Software Rejuvenation for Tolerating Soft Failures
In recent studies, the phenomenon of software \aging" has come into light which causes the performance of a software to degrade with time. Software rejuvenation is a technique for fault tolerance which counteracts aging. In this paper, we address the problem of determining the optimal time to rejuvenate a server type software which experiences \soft failures" (witnessed in telecommunication sys...
متن کاملSoftware Mechanisms for Tolerating Soft Errors in an Automotive Brake-Controller
This paper describes the design and evaluation of two software implemented error detection and system recovery mechanisms that protect a prototype brakeby-wire controller from soft errors. We used an evaluation driven design process to develop the software mechanisms, which are specifically designed to prevent soft errors from causing critical failures in the brake controller. The design proces...
متن کاملTolerating Soft Errors in Processor Cores Using CLEAR (Cross-Layer Exploration for Architecting Resilience)
We present CLEAR (Cross-Layer Exploration for Architecting Resilience), a first of its kind framework which overcomes a major challenge in the design of digital systems that are resilient to reliability failures: achieve desired resilience targets at minimal costs (energy, power, execution time, area) by combining resilience techniques across various layers of the system stack (circuit, logic, ...
متن کاملTransactional Encoding for Tolerating Transient Hardware Errors
The decreasing feature size of integrated circuits leads to less reliable hardware with higher likelihood for errors. Without adding additional failure detection and masking mechanisms, the next generations of CPUs would at least be unfit for executing missionand safety-critical applications. One common approach is the replicated execution of programs on redundant cores, which is increasingly d...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Electronic Testing
سال: 2021
ISSN: ['0923-8174', '1573-0727']
DOI: https://doi.org/10.1007/s10836-021-05942-4